Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/, use **http://www.nexperia.com**

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved
Should be replaced with:
- **© Nexperia B.V. (year). All rights reserved**.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

P-channel enhancement mode MOS transistor

BSH205

FEATURES

- Very low threshold voltage
- Fast switching
- Logic level compatible
- Subminiature surface mount package

SYMBOL



QUICK REFERENCE DATA

V_{DS} = -12 V

I_D = -0.75 A

$R_{DS(ON)} \leq 0.5\ \Omega$ (V_{GS} = -2.5 V)

$V_{GS(TO)} \geq 0.4$ V

GENERAL DESCRIPTION

P-channel, enhancement mode, logic level, field-effect power transistor. This device has low threshold voltage and extremely fast switching making it ideal for battery powered applications and high speed digital interfacing.

The BSH205 is supplied in the SOT23 subminiature surface mounting package.

PINNING

PIN	DESCRIPTION
1	gate
2	source
3	drain

SOT23



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage		-	-12	V
V_{DGR}	Drain-gate voltage	R_{GS} = 20 kΩ	-	-12	V
V_{GS}	Gate-source voltage		-	± 8	V
I_D	Drain current (DC)	T_a = 25 ˚C	-	-0.75	A
		T_a = 100 ˚C	-	-0.47	A
I_{DM}	Drain current (pulse peak value)	T_a = 25 ˚C	-	-3	A
P_{tot}	Total power dissipation	T_a = 25 ˚C	-	0.417	W
		T_a = 100 ˚C	-	0.17	W
T_{stg}, T_j	Storage & operating temperature		- 55	150	˚C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$R_{th\ j\text{-}a}$	Thermal resistance junction to ambient	FR4 board, minimum footprint	300	-	K/W

ELECTRICAL CHARACTERISTICS

T_j= 25˚C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	V_{GS} = 0 V; I_D = -10 µA	-12	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	V_{DS} = V_{GS}; I_D = -1 mA	-0.4	-0.68	-	V
		T_j = 150˚C	-0.1	-	-	V
$R_{DS(ON)}$	Drain-source on-state resistance	V_{GS} = -4.5 V; I_D = -430 mA	-	0.18	0.4	Ω
		V_{GS} = -2.5 V; I_D = -430 mA	-	0.32	0.5	Ω
		V_{GS} = -1.8 V; I_D = -210 mA	-	0.42	0.6	Ω
		V_{GS} = -2.5 V; I_D = -430 mA; T_j = 150˚C	-	0.48	0.75	Ω
g_{fs}	Forward transconductance	V_{DS} = -9.6 V; I_D = -430 mA	0.5	1.6	-	S
I_{GSS}	Gate source leakage current	V_{GS} = ±8 V; V_{DS} = 0 V	-	±10	±100	nA
I_{DSS}	Zero gate voltage drain current	V_{DS} = -9.6 V; V_{GS} = 0 V;	-	-50	-100	nA
		T_j = 150˚C	-	-11	-100	µA
$Q_{g(tot)}$	Total gate charge	I_D = -0.5 A; V_{DD} = -10 V; V_{GS} = -4.5 V	-	3.8	-	nC
Q_{gs}	Gate-source charge		-	0.4	-	nC
Q_{gd}	Gate-drain (Miller) charge		-	1.0	-	nC
$t_{d\ on}$	Turn-on delay time	V_{DD} = -10 V; I_D = -0.5 A;	-	2	-	ns
t_r	Turn-on rise time	V_{GS} = -8 V; R_G = 6 Ω	-	4.5	-	ns
$t_{d\ off}$	Turn-off delay time	Resistive load	-	45	-	ns
t_f	Turn-off fall time		-	20	-	ns
C_{iss}	Input capacitance	V_{GS} = 0 V; V_{DS} = -9.6 V; f = 1 MHz	-	200	-	pF
C_{oss}	Output capacitance		-	95	-	pF
C_{rss}	Feedback capacitance		-	41	-	pF

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

T_j = 25˚C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	T_a = 25 ˚C	-	-	-0.75	A
I_{DRM}	Pulsed reverse drain current		-	-	-3	A
V_{SD}	Diode forward voltage	I_F = -0.38 A; V_{GS} = 0 V	-	-0.72	-1.3	V
t_{rr}	Reverse recovery time	I_F = -0.5 A; -dI_F/dt = 100 A/µs;	-	75	-	ns
Q_{rr}	Reverse recovery charge	V_{GS} = 0 V; V_R = -9.6 V	-	69	-	nC



Fig.1. Normalised power dissipation.
$PD\% = 100 \cdot P_D/P_{D\ 25\ ^\circ C} = f(T_a)$



Fig.4. Transient thermal impedance.
$Z_{th\ j\text{-}a} = f(t)$; parameter $D = t_p/T$



Fig.2. Normalised continuous drain current.
$ID\% = 100 \cdot I_D/I_{D\ 25\ ^\circ C} = f(T_a)$; conditions: $V_{GS} \leq -10$ V



Fig.5. Typical output characteristics, $T_j = 25\ ^\circ C$.
$I_D = f(V_{DS})$; parameter V_{GS}



Fig.3. Safe operating area. $T_a = 25\ ^\circ C$
I_D & $I_{DM} = f(V_{DS})$; I_{DM} single pulse; parameter t_p



Fig.6. Typical on-state resistance, $T_j = 25\ ^\circ C$.
$R_{DS(ON)} = f(I_D)$; parameter V_{GS}



Fig.7. Typical transfer characteristics.
$I_D = f(V_{GS})$



Fig.10. Gate threshold voltage.
$V_{GS(TO)} = f(T_j)$; conditions: I_D = 1 mA; $V_{DS} = V_{GS}$



Fig.8. Typical transconductance, T_j = 25 ˚C.
$g_{fs} = f(I_D)$



Fig.11. Sub-threshold drain current.
$I_D = f(V_{GS})$; conditions: T_j = 25 ˚C



Fig.9. Normalised drain-source on-state resistance.
$R_{DS(ON)}/R_{DS(ON)25\,˚C} = f(T_j)$



Fig.12. Typical capacitances, C_{iss}, C_{oss}, C_{rss}.
$C = f(V_{DS})$; conditions: V_{GS} = 0 V; f = 1 MHz



Fig.13. Typical turn-on gate-charge characteristics.
$V_{GS} = f(Q_G)$



Fig.14. Typical reverse diode current.
$I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j

MECHANICAL DATA

Plastic surface mounted package; 3 leads **SOT23**



DIMENSIONS (mm are the original dimensions)

UNIT	A	A_1 max.	b_p	c	D	E	e	e_1	H_E	L_p	Q	v	w
mm	1.1 0.9	0.1	0.48 0.38	0.15 0.09	3.0 2.8	1.4 1.2	1.9	0.95	2.5 2.1	0.45 0.15	0.55 0.45	0.2	0.1

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT23						97-02-28

Fig.15. SOT23 surface mounting package.

Notes

1. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.
2. Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC18.
3. Epoxy meets UL94 V0 at 1/8".